LinkedIn Facebook twitter home page

Advanced Search

Change Location

Artech House UK
Design Methodology for RF CMOS Phase Locked Loops

Design Methodology for RF CMOS Phase Locked Loops

Copyright: 2008
Pages: 238
ISBN: 9781596933842

eBook £84.00
Blast through phase-locked loop challenges fast with this practical book guiding you every step of the way from specs definition to layout generation. You get a proven PLL design and optimization methodology that lets you systematically assess design alternatives, predict PLL behavior, and develop complete PLLs for CMOS applications that meet performance requirements no matter what IC challenges you come up against. After a review of PLL essentials, this uniquely comprehensive workbench guide takes you step-by-step through operation principles, design procedures, phase noise analysis, layout considerations, and CMOS realizations for each PLL building block. You get full details on LC tank oscillators including modeling and optimization techniques, followed by design options for CMOS frequency dividers covering flip-flop implementation, the divider by 2 component, and other key factors. The book includes design alternatives for phase detectors that feature methods to minimize jitter caused by the dead zone effect. You also find a sample design of a fully integrated PLL for WLAN applications that demonstrates every step and detail right down to the circuit schematics and layout diagrams. Supported by over 150 diagrams and photos, this one-stop toolkit helps you produce superior PLL designs faster, and deliver more effective solutions for low-cost integrated circuits in all RF applications.
Approach to CMOS PLL Design MOS Transistor Basics review. Non-ideal and Second Order Effects in Sub-micron Technologies. Impact on PLL Performance. State-of-the-art and Challenges in CMOS PLL Design. PLL Design Flow. PLL Fundamentals Basic Architectures. Figures of Merit. LC Tank Voltage Controlled Oscillator VCO Basics. CMOS LC Tank Oscillators. Passive Components Modeling and Characterization. VCO Phase Noise. Layout Considerations. Frequency Divider Design Alternatives. Divider by 2. Dual-Modulus Prescaler. Low Frequency Dividers. Phase Noise. Layout Considerations. Phase Detector Multipliers. Exclusive-Or Gate. Flip-Flops. Phase-Frequency Detector and Charge Pump. Phase Noise. Layout Considerations. Design of a Fully Integrated PLL for WLAN Applications System Analysis. Building Block Specifications. Schematic Circuit Design. PLL Layout Considerations. Characterization Experimental Setup. Results. To view complete TOC:; Click Google Preview button under book title above, then click on Contents tab.;
  • Inigo Adin Anigo Adin is a researcher at The Centro de Estudios e Investigaciones Tecnicas de Gipuzkoa (CEIT) in Navarro, Spain. He received his M.Sc. in Electronics Engineering and his Ph.D. at the University of Navarra. From 2003 to 2007 he worked towards his Ph.D. focused on CMOS RF front-ends for multistandard wireless applications in the 5GHz U-NII band. Other fields of interest have been the ESD protection design of a low power front end for EPSON.
  • Guillermo Bistue Guillermo Bistue is a researcher at The Centro de Estudios e Investigaciones Tecnicas de Gipuzkoa (CEIT) in Navarro, Spain. He received his M.Sc. and Ph.D. degrees from the Engineering School of the University of Navarra. He has taken part in several industrial and basic research projects, dealing with wireless standards communications like WLAN, DVB-H, GALILEO&GPS. He is author or coauthor of more than twenty technical publications.
  • Carlos Quemada Carlos Quemada is a researcher with IKERLAN, Mondragon, Spain. He has published several papers in the field of CMOS technology and previously was a member of the Engineering Faculty at the University of Navarra. He earned his M.Sc. in telecommunications engineering and his Ph.D. in industrial engineering, both at the University of Navarra.
Newsletter Signup


© 2023 Artech House